DM642评估模块（EVM）是一种基于TMS320C642DSP的低成本高性能的视频和影像开发平台，旨在迅速实现多通道，多种格式数码相机和其他面向未来应用的应用开发套件。

基本特点：

Tms320dm642是TI公司C6000系列DSP中最新的定点DSP，其核心是C6416型高性能数字信号处理器，具有极强的处理性能，高度的灵活性和可编程性，同时外围集成了非常完整的音频、视频和网络通信等设备及接口，特别适用于机器视觉、医学成像、网络视频监控、数字广播以及基于数字视频/图像处理的消费类电子产品等高速DSP应用领域。

方案特点：

Developed in conjunction with Spectrum Digital, this PCI form factor EVM includes the necessary components to enable you to:
Start application software development immediately
Understand DSP functionality for video experts
Build video, audio & internet streaming functionality into existing designs
Simplify overall system design
Differentiate your product with cutting edge software
Design for flexibility to respond to evolving standards
Supported by award winning eXpressDSP host tools and target software, users have the unique ability to quickly and easily integrate eXpressDSP-compliant algorithms from over one hundred TI third parties into the included starterware to accelerate completion of your evaluation and development of digital media solutions.

DM642 EVM Hardware features:

DSP & Memory
720 Mhz DM642 DSP
4 MBytes Flash, 32 MB of 133 MHz SDRAM and 256 kbit I2C EEPROM
Video Capture
3 Female RCA connectors for composite video input (NTSC, PAL)
1 Female S-Video connector for component (Y-C) video input (NTSC, PAL)
Video Display
TVP5150/5146 Video Decoder
3 Female RCA connectors (1 for composite video output, and 3 for RGB output or HDTV)
1 Female S-Video connector for RGB monitor output
1 Female 15-pin VGA connector for RGB monitor output
On-Screen Display support (OSD FPGA)
Audio
2 Channel Line In (stereo), 8kHz to 96 kHz sampling rate
2 Channel Line Out (stereo)
1 Microphone Input (mono)
Connectivity
Can be used as a PCI plug-in card or stand-alone with an external power supply brick (+5V)
10BASE-T or 100 Base-TX using single RJ-45 connector
Dual UART interface
Daughter card interface for video port and memory bus expansion

参考原理图：


                                  原理图1



                                     原理图2


                                   原理图3


                                      原理图4